On-Demand recordings access | 3-Part RISC-V Verification Course
On-Demand recordings access | 3-Part RISC-V Verification Course
Share this event
On-Demand recordings access | 3-Part RISC-V Verification Course
We offer 50% discount to students, please complete this form to avail discount.
Consists of the three sessions:
- Part 1 – Introduction to CPU and CPU Verification - 16-17 April and 20-21 April 2026, 8.30 to 12.00
Access to recourdings and other resources will be provided if you get the full program - Part 2 – RISC-V CPU Verification - 4 - 8 May 2026, 8.30 to 12.00
Access to recourdings and other resources will be provided if you get the full program - Part 3 – RISC-V SoC Verification - 27-29 May and 1 June 2026, 8.30 to 12.00
The full RISC-V Verification Training Course provides comprehensive coverage of CPU and SoC Design Verification (DV) strategies, equipping participants to contribute effectively to real projects. Delivered entirely online, it combines lectures, quizzes, and practical exercises to reinforce learning. Participants will start with CPU fundamentals, learning architectures, microarchitectures, and hierarchical verification strategies. The course then progresses to RISC-V CPU verification, including programming in assembler and C, using simulators and the open-source riscv-dv tools, and understanding architectural compliance. Finally, it covers RISC-V SoC verification, focusing on CPU integration, SoC feature verification, debug, functional coverage, and sign-off procedures. By completing all three parts, participants gain the knowledge and hands-on experience needed to confidently apply best-practice DV methodologies to real projects.
Agenda:
CPU architectures and microarchitectures
CPU verification strategies at unit, CPU, and system levels
Instruction stream generation and riscv-dv tooling
RISC-V ISA, assembly language, and software toolchains
Writing and running RISC-V programs in assembler and C
CPU integration verification in an SoC context
SoC verification strategies and feature verification
SoC debug, functional coverage, and sign-off procedures
Practical exercises and classroom review for all topics
Participants can also enrol in the Complete Program, which includes all three training parts plus advanced materials and extended learning modules designed to accelerate real-world RISC-V verification projects.
This premium program provides additional content, tooling insights, and practical guidance beyond the standard course to help engineers apply advanced verification strategies in real projects.
Complete Program Includes
-
Moodle learning platform access
-
Quizzes and exams to test knowledge and reinforce understanding
-
Access to extra designs using advanced verification strategies
-
Additional material on formal verification applications
-
Extra lessons and design examples
-
VIP guidance for your specific RISC-V design challenges
The advanced verification strategies and formal verification techniques alone can significantly accelerate RISC-V verification projects, often providing value far exceeding the price difference of the premium program.