[3 sessions] AI for RTL Design and Verification

[3 sessions] AI for RTL Design and Verification

We offer a 50% discount to students; please complete this form to avail the discount.

This 3-session professional training programme explores AI-assisted RTL design, automated testbench generation, and evidence-based verification.

The programme takes engineers from design specifications to generated verification artifacts, real simulator results, and a safe deployment plan. Each session combines concise teaching with live tool demonstrations and ends with a guided hands-on activity using AlpinumDV, Alpinum's agentic verification tool.

The programme consists of three sessions:

• Session 1 — AI Methods in RTL and DV

• Session 2 — Benefits, Limitations and Evidence

• Session 3 — Tools, Deployment and Execution

What You Will Learn

By the end of this programme, you will:

• Understand LLM and agent workflows for RTL design and verification

• Explore AI-assisted RTL and specification-to-UVM generation

• Understand the role of a trusted scoreboard in verification

• Examine reinforcement learning and machine learning applications in PPA, coverage and regression selection

• Evaluate AI's benefits, limitations, hallucinations and false positives

• Assess IP risks and the costs of tool use and engineering review

• Explore model selection, specification-based retrieval and simulator feedback

• Understand bounded retries, CI records and human approval

• Use AlpinumDV to plan, run and improve a verification pass

Why This Matters

AI-assisted verification can help engineers generate verification artifacts and explore design behaviour, but generated results still require careful evaluation.

This programme demonstrates how simulator feedback, coverage and engineering review can support evidence-based verification decisions and safer AI deployment.

Ideal For

• RTL designers

• Design verification engineers

• Verification leads

• Engineering managers assessing AI for their workflows

Basic RTL and simulation knowledge is required. Familiarity with SystemVerilog or UVM is helpful.

Training Format

• 3 sessions

• 2 hours per session

• 6 hours in total

• Live online training

• Concise teaching and live tool demonstrations

• Five-minute quizzes and scheduled breaks

• Guided hands-on activity using AlpinumDV in Session 3

Participants need a laptop and a stable internet connection. The approved design and tool access for the guided activity are agreed upon before delivery.